


Size of page table

(depends on page size, memory size)

logical



$$\# \text{ of PTE} = \frac{1 \text{ MB}}{1 \text{ KB}} = \frac{\text{logical mem size}}{\text{Page size}}$$

1000

Page tables are stored in memory

each mem fetch

= [page table lookup
+ data lookup]


2 mem cycles → slow

Use a page table cache @ MMU


→ called a TLB

→ translation lookaside buffer

→ contains parts of the page table
(populated on demand)



Content
addressable
memory address
aka → associative



get a translation from cache

↳ cache hit — yes → fast

↳ cache miss — no } ↳ look to

hit ratio $\gg 90\%$

cache
slow

↳

3

5	
3	
1	

↳ parallel search in hardware - .

Cashiers can fill up?

→ yes → then → do cashier replacement

↓
delete old cashier
+ add new cashier


Assess speed of memory
hit ratio = h %


$$t_{\text{avg}} = (h) * (\text{mean cycle time}) + (1-h) * (\text{mean-cycle time}) * 2$$


Assume cache hit takes no time

Paging benefits

- ① protection
- ② sharing
- ③ growth.
- ④ lack of fragmentation








make the page
table larger at
runtime

Parting problems


- ① estibhemy pizza (pizza)
- ② poor showing
- ③ No dynamic growth possible

heap
↓
↑
Stack




~~Process~~
Process


- Segmentation



Process



Segment #



Paging + Segmentation

= Page Segmentation

Process \rightarrow Set of Segments \rightarrow Set of Pages


↳ Page the Segments

Process



Segment table

s ₀
s ₁
s ₂









VAX memory architecture

↳ 1983

also linked
Max - 32 bit

3 Segments → P0 P1 sys



code
data
wrap
Stack

→

↓ 29

