



locking →

→ advisory → low level





— mutual exclusion


↓

do not allow

another process

to get on lock

on L_x



lock(var) →

Atomic [① Test & set
② exchange ...
ins mechanisms]


- Disabling Interrupts

P_1

...

will not
use in
a multi-


→ DISABLE INT processor



CS / mutual ex

systems

→ ENABLE INT




Critical Section


$$= \text{mutex} \rightarrow \text{test \& set } \checkmark$$
$$+ \checkmark - \text{mutex}$$

$$- \text{progress} \quad \checkmark - \text{progress}$$
$$+ \checkmark$$

- Bounded
- waiting




-



→

✓ - - -



P_1 P_2 P_3 P_4



→ no queue
of getting the
mutex section

→ Spin lock solutions

Should be small → programmer




3 3

Low level critical sections

↳ do not use test & set

• Spin lock

• mutex lock



↳ block forever
will get woken

..

Mutex lock on x

MLX [SLX → spinlock

Qx → queue
country_x → D = unlock


1 = locked

m_lock (MLX)

sp_lock (SLX)

if (count_x == 0) count++

else



sp_unlock (SLX)

get MLX

□ processors □

||| processes |||

How do interrupts work?
+ processor modes

processor mode


②

④ rings

- user

- privileged


- 0
- 1
- 2
- 3



* OP codes

priv codes


interrupts



Interrupt types (number)



0, 1, 2, 3


Interrupt vector



fixed part of memory

CPU gets an INT of type 2





PC, aka Program Counter
Stack

SP is stack ptr

PC \rightarrow IP \rightarrow prog counter